Go to file
Ganesh Gore 027f0f76a2 [bugfix] Indentation bug in actions yaml 2020-12-06 01:40:21 -07:00
.github/workflows [bugfix] Indentation bug in actions yaml 2020-12-06 01:40:21 -07:00
ARCH [Arch] enable local encoders 2020-12-06 01:40:21 -07:00
BENCHMARK [Benchmark] Add benchmark to test fracturable LUTs 2020-11-22 13:33:09 -07:00
DOC [Doc] Fix pin direction typo in I/O resource map 2020-11-28 20:13:05 -07:00
FPGA22_HIER_SKY_PNR [Cleanup] Removed/Ignored testbench files from generated source 2020-12-06 01:40:21 -07:00
FPGA1212_FLAT_HD_SKY_PNR [Cleanup] Removed/Ignored testbench files from generated source 2020-12-06 01:40:21 -07:00
FPGA1212_RESET_HD_SKY_PNR [Cleanup] Removed/Ignored testbench files from generated source 2020-12-06 01:40:21 -07:00
HDL [FPGA1212_v1.1] Added OpenFPGA task and verilog netlist 2020-12-02 01:43:05 -07:00
MSIM [Script] Bug fix in creating directories for verification task 2020-11-29 11:02:23 -07:00
PDK [HDL] Move verilog wrapper to HDL directory 2020-11-03 09:19:43 -07:00
SCRIPT [Script] Add task run for custom cell FPGA architectures 2020-12-06 01:40:21 -07:00
SDC [Doc] Add README to SDC and Testbench directories 2020-11-03 09:27:06 -07:00
SDF [Doc] Add readme to SDF dir 2020-11-08 16:35:10 -07:00
SNPS_PT [Script] update SDF generation script 2020-11-23 16:24:26 -07:00
TESTBENCH [Testbench] Bug fix in calling sub python script 2020-12-01 08:14:43 -07:00
.gitattributes Added verilog files only in testbench directory in gitLFS 2020-12-01 11:23:02 -07:00
.gitignore [Cleanup] Removed/Ignored testbench files from generated source 2020-12-06 01:40:21 -07:00
.readthedocs.yml [Doc] Bug fix in readthedoc setting 2020-11-12 19:41:00 -07:00
LICENSE Initial commit 2020-10-09 14:16:36 -06:00
README.md [Doc] Add badges to frontpage README 2020-11-30 21:29:15 -07:00

README.md

Skywater + OpenFPGA: Open-Source FPGAs

linux_build Documentation Status

Introduction

FPGA tape-outs using the open-source Skywater 130nm PDK and OpenFPGA

Quick Start

#Clone the repository and go inside it
git clone https://github.com/LNIS-Projects/skywater-openfpga.git
python3 SCRIPT/repo_setup.py --openfpga_root_path ${OPENFPGA_PROJECT_DIRECTORY}

  • If you have openfpga repository cloned at the same level of this project, you can simple call
  python3 SCRIPT/repo_setup.py

Otherwise, you should provide full path using the option --openfpga_root_path

Directory Organization

  • Keep this folder clean and organized as follows
    • DOC: documentation of the project
    • ARCH: Architecture XML and other input files which OpenFPGA requires to generate Verilog netlists
    • BENCHMARK: Benchmarks to be tested on the FPGA fabric
    • HDL: Hardware description netlists for the FPGA fabrics
    • SDC: design constraints
    • SCRIPT: Scripts to setup, run OpenFPGA etc.
    • TESTBENCH: Verilog testbenches generated by OpenFPGA
    • PDK: Technology files linked from skywater opensource pdk
    • SNPS_ICC2: workspace of Synopsys IC Compiler 2 Keep a README inside the folder about the ICC2 version and how-to-use.
    • MSIM: workspace of verification using Mentor ModelSim

  • Note:
    • Please ONLY place folders under this directory. README should be the ONLY file under this directory
    • Each EDA tool should have independent workspace in separated directories