19 Commits

Author	SHA1	Message	Date
tangxifan	95107f9c7a	[Doc] Correct bug in I/O circuit design and use svg instead of png in documentation	2020-11-19 16:13:27 -07:00
tangxifan	ca458b22f0	[Doc] Bug fix in io assignment	2020-11-18 20:31:30 -07:00
tangxifan	39b2b99ac2	[Doc] Update I/O switch by considering clock switches	2020-11-18 19:47:24 -07:00
tangxifan	655e19de6a	[Doc] Update I/O arrangement to avoid congestion in backend	2020-11-18 19:11:35 -07:00
tangxifan	ea5c616339	[Doc] Enhance I/O management guidelines	2020-11-18 11:53:37 -07:00
tangxifan	da0469728b	[Doc] Add guidelines for setting unuses I/Os	2020-11-18 11:50:21 -07:00
tangxifan	ed98aa27a8	[Doc] Add I/O cell truth table	2020-11-17 21:12:08 -07:00
tangxifan	2b0c5c67e9	[Doc] Update I/O arrangement to be consistent with new arch	2020-11-17 20:45:20 -07:00
tangxifan	b1ce66e8ce	[Doc] Update I/O circuitry details	2020-11-17 19:31:04 -07:00
tangxifan	6cdf477bfc	[Doc] Format documentation organization and text	2020-11-17 17:35:07 -07:00
tangxifan	b1dc28e605	[Doc] Patch typo in fpga I/O resource overview	2020-11-17 15:32:49 -07:00
tangxifan	0d62af2980	[Doc] Add missing files about clb architecture	2020-11-17 12:04:38 -07:00
tangxifan	52076b8714	[Doc] Add detailed architecture schematic	2020-11-17 11:44:57 -07:00
tangxifan	679cb3fea2	[Doc] Minor fix on broken link	2020-11-13 18:47:51 -07:00
tangxifan	a2353355ec	[Doc] Update figures for I/O resources	2020-11-13 18:36:11 -07:00
tangxifan	8bae6bb893	[Doc] Update documentation about I/O resources	2020-11-13 17:24:43 -07:00
tangxifan	a018bd077a	[Doc] Add missing figures	2020-11-12 22:05:44 -07:00
tangxifan	67763c3464	[Doc] Update to latest architecture definition and device information	2020-11-12 21:59:14 -07:00
tangxifan	4897437c0d	[Doc] Add online documentation	2020-11-12 19:07:10 -07:00