OpenFPGA/openfpga_flow/openfpga_shell_scripts
tangxifan eaa0b5588a [test] fixed a bug in pin constrain examples 2022-09-21 14:10:12 -07:00
..
behavioral_verilog_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
bitstream_setting_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
configuration_chain_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
custom_fabric_netlist_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
duplicated_grid_pin_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
example_without_ace_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
fast_configuration_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
fix_device_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
fix_device_global_tile_clock_bitstream_setting_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
fix_device_global_tile_clock_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
fix_device_route_chan_width_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
fix_heterogeneous_device_example_script.openfpga [test] disable clustering-routing result sync-up when calling vpr in example scripts 2022-09-19 20:52:04 -07:00
fix_pins_example_script.openfpga [script] mismatches in vpr options due to upgrade 2022-09-21 09:27:26 -07:00
flatten_routing_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
full_testbench_bus_group_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
full_testbench_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
full_testbench_example_without_ace_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
full_testbench_without_self_checking_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_bitstream_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_bitstream_fix_device_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_bitstream_global_tile_multiclock_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_bitstream_global_tile_multiclock_fix_device_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_fabric_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_fabric_key_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_secure_fabric_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_secure_fabric_from_key_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_spice_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
generate_testbench_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
global_tile_clock_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
global_tile_clock_full_testbench_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
global_tile_multiclock_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
ignore_global_nets_on_pins_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
implicit_verilog_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
iverilog_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
iwls_benchmark_example_script.openfpga [test] enable block usage information output when running vpr. Otherwise some testcases miss the information for QoR checks 2022-09-20 12:08:24 -07:00
load_external_arch_bitstream_example_script.openfpga [test] update arch bitstream and force a pin placement for the test case where external bistream is fixed 2022-09-20 14:14:18 -07:00
mcnc_example_script.openfpga [script] turn off the pb_pin_fix_up in vpr run for mcnc and vtr benchmarks 2022-08-27 20:04:29 -07:00
no_time_stamp_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
pin_constrain_example_script.openfpga [test] fixed a bug in pin constrain examples 2022-09-21 14:10:12 -07:00
preconfig_fabric_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
preconfigured_testbench_bus_group_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
preconfigured_testbench_no_time_stamp_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
preconfigured_testbench_relative_path_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
preconfigured_testbench_without_self_checking_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
quicklogic_flow_example_script.openfpga [test] now use a fixed routing channel width for quicklogic tests 2022-09-20 12:25:40 -07:00
rename_scripts.sh [test] fixed a typo 2022-09-19 23:14:15 -07:00
report_bitstream_distribution_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
sdc_time_unit_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
skywater_tapeout_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
verilog_default_net_type_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
vtr_benchmark_example_script.openfpga [test] enable block usage information output when running vpr. Otherwise some testcases miss the information for QoR checks 2022-09-20 12:08:24 -07:00
write_full_testbench_dont_care_bits_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
write_full_testbench_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
write_full_testbench_relative_path_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
write_gsb_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00
write_io_mapping_example_script.openfpga [test] fixed a typo 2022-09-19 23:14:15 -07:00