tangxifan 7121513396 [HDL] Add initial conditons to counter benchmarks so that yosys's post synthesis netlists can work		2022-02-15 15:21:08 -08:00
..
MCNC_Verilog	Added first draft of fpga_task script	2019-08-09 00:17:06 -06:00
iwls2005	[Benchmark] Add missing RTL for IWLS2005 benchmarks	2021-04-16 16:50:41 -06:00
mcnc_big20	add explicit port mapping support in testbenches; remove dangling ports in benchmarks	2019-11-02 23:03:47 -06:00
micro_benchmark	[HDL] Add initial conditons to counter benchmarks so that yosys's post synthesis netlists can work	2022-02-15 15:21:08 -08:00
quicklogic_tests	add shift register test case	2021-03-05 09:06:05 -08:00
vtr_benchmark	[Benchmark] Add missing DPRAM module to LU32PEEng	2021-03-22 14:41:38 -06:00