OpenFPGA/openfpga_flow/tasks/basic_tests
tangxifan 8b17bf1b1c [test] add a new test case to validate that .act file is not required when power analysis flow is off 2022-08-01 18:44:47 -07:00
..
bus_group [Test] Add missing file 2022-02-20 10:59:44 -08:00
constrain_pin_location/config [test] fixed a few bugs 2022-07-28 12:06:16 -07:00
custom_fabric_netlist_location/config [Flow] Rename OpenFPGA shell script folder name to consistent with naming convention 2020-11-22 16:37:19 -07:00
explicit_multi_verilog_files/config Moved 'verific_*' and 'yosys_*' config options from 'OpenFPGA_SHELL' to 'Synthesis Parameter' sections. 2022-01-21 02:21:00 +05:00
fabric_key [Test] Bug fix in test cases 2021-10-11 10:28:09 -07:00
fix_pins/config [Script] Fixed a bug in wrong paths 2022-04-13 16:04:33 +08:00
fixed_device_support/config Changed HDL files reading to be as a single compilation unit in yosys_vpr flow for Verific mode. Changed '' variable to 'read_verilog ' in yosys template scripts. Updated task configs accordingly. 2022-01-17 13:21:29 +05:00
fixed_simulation_settings [test] add a new test case to validate that .act file is not required when power analysis flow is off 2022-08-01 18:44:47 -07:00
full_testbench [Test] Add new testcases to validate correctness of the testbenches/Verilog netlists without time stamp 2022-01-25 16:41:36 -08:00
generate_fabric [Test] Update generate_fabric and generate_testbench test cases; Now generate_testbench tese case use the fabric netlist generated by the generate_fabric test case to run HDL verification 2021-04-11 17:26:27 -06:00
generate_testbench/config Changed HDL files reading to be as a single compilation unit in yosys_vpr flow for Verific mode. Changed '' variable to 'read_verilog ' in yosys template scripts. Updated task configs accordingly. 2022-01-17 13:21:29 +05:00
global_tile_ports [Test] Add a test case to validate separated clock pins in global port 2022-03-20 11:02:07 +08:00
k4_series [test] add a test case to validate negative edge-triggered ff 2022-05-09 16:57:42 +08:00
no_time_stamp [test] update golden netlists/testbenches etc. 2022-05-22 13:03:01 +08:00
preconfig_testbench [Test] Update test case by using GPIO with config_done signals 2022-02-24 09:49:34 -08:00
tile_organization Changed HDL files reading to be as a single compilation unit in yosys_vpr flow for Verific mode. Changed '' variable to 'read_verilog ' in yosys template scripts. Updated task configs accordingly. 2022-01-17 13:21:29 +05:00
verific_test/config Added 'basic_tests/verific_test' test-case. 2021-11-01 18:20:57 +05:00
write_gsb [Test] Now use 4x4 fabric in testing write_rr_gsb commands 2022-01-26 11:41:48 -08:00
yosys_only/config Test case for yosys-only flow added 2022-01-14 15:37:47 +05:00