| .. |
|
behavioral_verilog/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
benchmark_sweep
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
bram
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
compilation_verification/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
duplicated_grid_pin/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
fabric_chain
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
fabric_key
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
fixed_simulation_settings/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
flatten_routing/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
full_testbench
|
bug fix in the testcases using yosys_vpr flow
|
2020-07-22 12:44:19 -06:00 |
|
generate_bitstream/config
|
bug fix in the testcases using yosys_vpr flow
|
2020-07-22 12:44:19 -06:00 |
|
generate_fabric/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
generate_testbench/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
hard_adder/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
implicit_verilog/config
|
bug fix in the regression test due to benchmark changes
|
2020-07-22 13:17:05 -06:00 |
|
io
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
lut_design
|
use k6_n10 architecture to reduce CI runtime
|
2020-07-22 13:45:55 -06:00 |
|
mcnc_big20/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
mux_design
|
use k6 n10 in mux designs to speed up CI
|
2020-07-22 13:54:09 -06:00 |
|
ncounter/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
power_gated_design/power_gated_inverter/config
|
add power gate inverter test case (full testbench)
|
2020-07-22 20:09:52 -06:00 |
|
preconfig_testbench
|
bug fix in the testcases using yosys_vpr flow
|
2020-07-22 12:44:19 -06:00 |
|
sdc_time_unit/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
spypad/config
|
fine-tune on fast configuration for configuration chain and test case for tape-out-ish architecture
|
2020-07-15 17:52:41 -06:00 |
|
untileable/config
|
rename arch directory to be clear for its usage
|
2020-07-04 19:13:28 -06:00 |
|
.gitignore
|
Added gitignore to skip run directory tracking
|
2019-08-19 19:06:01 -06:00 |
|
generate_testbenches
|
Reorganize task directory
|
2020-07-04 19:06:41 -06:00 |
ca867ea6fa