tangxifan
|
af09120a52
|
[doc] update fig
|
2024-09-21 13:35:42 -07:00 |
tangxifan
|
26cda624d3
|
[doc] add new syntax about clock network
|
2024-09-21 13:31:30 -07:00 |
tangxifan
|
e7ab7a61f1
|
[doc] update to use tile name and index when defining clock taps
|
2024-08-09 18:09:12 -07:00 |
tangxifan
|
a390aad0b8
|
[doc] add new syntax
|
2024-07-10 15:07:16 -07:00 |
tangxifan
|
f42884304a
|
[doc] update clock network details
|
2024-07-09 11:40:41 -07:00 |
tangxifan
|
bf484dbc70
|
[doc] add perimeter cb examples on prog clk network
|
2024-07-08 21:25:12 -07:00 |
tangxifan
|
e3a258a5ab
|
[doc] typo
|
2024-07-02 19:31:45 -07:00 |
tangxifan
|
ec7ca1add1
|
[doc] add example to example clock network
|
2024-07-01 21:41:33 -07:00 |
tangxifan
|
18e2b994ac
|
[doc] update syntax on clock network file
|
2024-06-30 22:56:31 -07:00 |
tangxifan
|
3fb891094b
|
[doc] add new syntax
|
2024-06-27 11:02:37 -07:00 |
tangxifan
|
ec1ad94d4a
|
[doc] add syntax about internal drivers
|
2024-06-25 13:06:47 -07:00 |
tangxifan
|
253e3e0cba
|
[doc] add new syntax for clock network
|
2024-06-23 17:43:38 -07:00 |
tangxifan
|
081620055b
|
[doc] fix broken links in the Clock Network file format
|
2023-04-21 13:58:13 +08:00 |
tangxifan
|
509f5eb6dc
|
[doc] add documentation about clock network description file
|
2023-04-20 17:06:53 +08:00 |