AurelienUoU
|
c4ccff4562
|
Move Verilog test in another script to avoid false failure
|
2019-05-16 09:05:30 -06:00 |
|
AurelienUoU
|
08f63c06c7
|
Debug for Travis
|
2019-05-15 16:55:18 -06:00 |
|
AurelienUoU
|
57d75520a6
|
Verilog verification with Travis
|
2019-05-15 15:57:05 -06:00 |
tangxifan
|
b04c6b8c31
|
bug fix on Makefile and travis
|
2019-05-03 23:24:08 -06:00 |
|
tangxifan
|
c5ef99f6d4
|
update travis
|
2019-05-03 23:18:31 -06:00 |
|
tangxifan
|
e2e4a9287d
|
keep bug fixing in Makefiles and remove parallism in Make
|
2019-04-10 16:10:19 +08:00 |
|
tangxifan
|
7c42119481
|
Keep bug fixing for travis
|
2019-04-10 16:00:03 +08:00 |
|
tangxifan
|
5c46e4aabf
|
add missing files for Travis
|
2019-04-10 15:24:37 +08:00 |