bug fix on Makefile and travis
This commit is contained in:
parent
c5ef99f6d4
commit
b04c6b8c31
|
@ -9,12 +9,14 @@ start_section "OpenFPGA.build" "${GREEN}Building..${NC}"
|
|||
if [[ $TRAVIS_OS_NAME == 'osx' ]]; then
|
||||
#make
|
||||
mkdir build
|
||||
cd build
|
||||
cmake ..
|
||||
make -j2
|
||||
else
|
||||
# For linux, we enable full package compilation
|
||||
#make
|
||||
mkdir build
|
||||
cd build
|
||||
cmake ..
|
||||
make -j2
|
||||
fi
|
||||
|
|
3
Makefile
3
Makefile
|
@ -2,7 +2,7 @@
|
|||
# Makefile to build CAD tools in OpenFPGA inspired by Verilog-to-Routing (VTR) Framework #
|
||||
##########################################################################################
|
||||
|
||||
SUBDIRS = abc_with_bb_support ace2 vpr7_x2p yosys
|
||||
SUBDIRS = abc_with_bb_support abc ace2 vpr7_x2p yosys
|
||||
|
||||
all: notifications subdirs
|
||||
|
||||
|
@ -28,6 +28,7 @@ packages:
|
|||
|
||||
clean:
|
||||
@ cd abc_with_bb_support && make clean
|
||||
@ cd abc && make clean
|
||||
@ cd ace2 && make clean
|
||||
@ cd vpr7_x2p && make clean
|
||||
@ cd yosys && make clean
|
||||
|
|
Loading…
Reference in New Issue