Commit Graph

17 Commits

Author SHA1 Message Date
tangxifan 3077efa74f add option to compact tileable routing arch 2019-07-04 17:13:34 -06:00
tangxifan 02398818a9 update fpga_flow scripts to support matlab data format. Minor fix on rr_graph_area 2019-07-03 10:33:02 -06:00
tangxifan 4392c6bc3a bug fixing in fpga_flow scripts and add more print-out message for VPR 2019-07-02 15:34:59 -06:00
tangxifan 95674c4687 added Switch Block SubType and SubFs for tileable rr_graph generation 2019-07-02 10:00:02 -06:00
tangxifan 59df305668 bug fixing and reorganize rr_graph builder source files 2019-06-23 16:40:13 -06:00
tangxifan 7c38b32eb1 keep bug fixing for tileable rr_graph generator 2019-06-21 22:51:11 -06:00
tangxifan 41954056ce many bug fixing for tileable rr_graph generator. Still debugging 2019-06-21 17:58:46 -06:00
tangxifan 548242b368 plug-in tileable rr generator which can be enable by a XML property 2019-06-20 21:06:26 -06:00
tangxifan baab9c4a21 basically finished the coding of tileable rr_graph generator. testing to go 2019-06-20 18:17:07 -06:00
tangxifan 2f15d2d13c keep developing tileable rr_graph, track2ipin and opin2track to go 2019-06-19 21:30:16 -06:00
tangxifan 9ca1b42f4c developing switch block pattern for tileable routing architecture 2019-06-18 16:52:42 -06:00
tangxifan 65b5454f3a start developing tileable_rr_graph_builder 2019-06-11 16:49:10 -06:00
tangxifan 1bea9870fc developed new rotating methods for RRSwitchBlocks, debugging ongoing 2019-05-26 23:35:30 -06:00
Baudouin Chauviere 2019840d7c cleaned unused variables 2019-05-13 14:45:02 -06:00
tangxifan 46d44fa42a Update VPR7 X2P with new engine 2019-04-26 12:23:47 -06:00
tangxifan b06df18a89
Update rr_graph_area.c 2019-03-11 21:46:42 +08:00
tangxifan d683134b12 rename customized vpr7 to vpr7 XML to Production 2018-09-17 23:10:45 -06:00