riscv
/
OpenFPGA
mirror of https://github.com/lnis-uofu/OpenFPGA.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

start developing tileable_rr_graph_builder

This commit is contained in:
tangxifan 2019-06-11 16:49:10 -06:00
parent b359893852
commit 65b5454f3a
3 changed files with 14 additions and 13 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

14
vpr7_x2p/vpr/SRC/route/rr_graph.c
View File

@ -150,9 +150,6 @@ static void build_rr_ychan(INP int i, INP int j,
INP boolean * L_rr_edge_done, INOUTP t_rr_node * L_rr_node,
INP int wire_to_ipin_switch, INP enum e_directionality directionality);
static void rr_graph_externals(t_timing_inf timing_inf,
t_segment_inf * segment_inf, int num_seg_types, int nodes_per_chan,
int wire_to_ipin_switch, enum e_base_cost_type base_cost_type);
void alloc_and_load_edges_and_switches(INP t_rr_node * L_rr_node, INP int inode,
INP int num_edges, INP boolean * L_rr_edge_done,
@ -202,10 +199,6 @@ static t_seg_details *alloc_and_load_global_route_seg_details(
/* UDSD Modifications by WMF End */
static int **alloc_and_load_actual_fc(INP int L_num_types, INP t_type_ptr types,
INP int nodes_per_chan, INP boolean is_Fc_out,
INP enum e_directionality directionality, OUTP boolean * Fc_clipped, INP boolean ignore_Fc_0);
/******************* Subroutine definitions *******************************/
void build_rr_graph(INP t_graph_type graph_type, INP int L_num_types,
@ -295,8 +288,7 @@ void build_rr_graph(INP t_graph_type graph_type, INP int L_num_types,
if (getEchoEnabled() && isEchoFileEnabled(E_ECHO_SEG_DETAILS)) {
dump_seg_details(seg_details, nodes_per_chan,
getEchoFileName(E_ECHO_SEG_DETAILS));
} else
;
}
}
/* END SEG_DETAILS */
@ -539,7 +531,7 @@ void build_rr_graph(INP t_graph_type graph_type, INP int L_num_types,
}
}
static void rr_graph_externals(t_timing_inf timing_inf,
void rr_graph_externals(t_timing_inf timing_inf,
t_segment_inf * segment_inf, int num_seg_types, int nodes_per_chan,
int wire_to_ipin_switch, enum e_base_cost_type base_cost_type) {
add_rr_graph_C_from_switches(timing_inf.C_ipin_cblock);
@ -619,7 +611,7 @@ alloc_and_load_global_route_seg_details(INP int nodes_per_chan,
}
/* Calculates the actual Fc values for the given nodes_per_chan value */
static int **
int **
alloc_and_load_actual_fc(INP int L_num_types, INP t_type_ptr types,
INP int nodes_per_chan, INP boolean is_Fc_out,
INP enum e_directionality directionality, OUTP boolean * Fc_clipped, INP boolean ignore_Fc_0) {

9
vpr7_x2p/vpr/SRC/route/rr_graph.h
View File

@ -54,5 +54,14 @@ void load_net_rr_terminals(t_ivec *** L_rr_node_indices);
void print_rr_node(FILE *fp, t_rr_node *L_rr_node, int inode);
int **
alloc_and_load_actual_fc(INP int L_num_types, INP t_type_ptr types,
INP int nodes_per_chan, INP boolean is_Fc_out,
INP enum e_directionality directionality, OUTP boolean * Fc_clipped, INP boolean ignore_Fc_0);
void rr_graph_externals(t_timing_inf timing_inf,
t_segment_inf * segment_inf, int num_seg_types, int nodes_per_chan,
int wire_to_ipin_switch, enum e_base_cost_type base_cost_type);
#endif

4
vpr7_x2p/vpr/SRC/route/rr_graph2.c
View File

@ -307,7 +307,7 @@ alloc_and_load_seg_details(INOUTP int *nodes_per_chan, INP int max_len,
length * sizeof(boolean));
seg_details[cur_track].sb = (boolean *) my_malloc(
(length + 1) * sizeof(boolean));
for (j = 0; j < length; ++j) {
for (j = 0; j < length; ++j) { /* apply connection block existence */
if (is_global_graph) {
seg_details[cur_track].cb[j] = TRUE;
} else {
@ -328,7 +328,7 @@ alloc_and_load_seg_details(INOUTP int *nodes_per_chan, INP int max_len,
seg_details[cur_track].cb[j] = segment_inf[i].cb[index];
}
}
for (j = 0; j < (length + 1); ++j) {
for (j = 0; j < (length + 1); ++j) { /* apply switch block existence */
if (is_global_graph) {
seg_details[cur_track].sb[j] = TRUE;
} else {