5 lines
124 B
C
5 lines
124 B
C
|
|
||
|
void vpr_fpga_verilog(t_vpr_setup vpr_setup,
|
||
|
t_arch Arch,
|
||
|
char* circuit_name);
|