interesting
/
riscv-openocd
mirror of https://github.com/riscv/riscv-openocd.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
riscv-openocd/tcl
History
Andrew Wesie 6448f70e09 tcl/interface/ftdi: Add PLS SPC5 debugger config 
Change-Id: I694201db0811beebc94e87822c87fbfc6aecc4c4
Signed-off-by: Andrew Wesie <awesie@gmail.com>
Reviewed-on: http://openocd.zylin.com/6081
Tested-by: jenkins
Reviewed-by: Antonio Borneo <borneo.antonio@gmail.com>
 		2021-03-20 17:42:06 +00:00
..
board zy1000: drop the code, deprecated in v0.10.0 2021-03-19 21:55:50 +00:00
chip coding style: tcl: remove empty lines at end of text files 2020-05-02 15:40:12 +01:00
cpld xilinx-xc7: Add additional IDCODEs. 2018-10-27 14:37:43 +01:00
cpu Introduce tcl config files for Synopsys HSDK board 2020-07-26 20:08:31 +01:00
fpga tcl: fix typo and spelling 2020-05-09 14:37:35 +01:00
interface tcl/interface/ftdi: Add PLS SPC5 debugger config 2021-03-20 17:42:06 +00:00
target tcl/target: add BCM2711 configuration file 2021-03-10 21:36:59 +00:00
test coding style: tcl: remove empty lines at end of text files 2020-05-02 15:40:12 +01:00
tools tcl: fix typo and spelling 2020-05-09 14:37:35 +01:00
bitsbytes.tcl coding style: tcl: remove empty lines at end of text files 2020-05-02 15:40:12 +01:00
mem_helper.tcl mem_helper: add mrh command 2018-12-06 09:38:41 +00:00
memory.tcl Include start-of-region address 2020-02-15 15:30:55 +00:00
mmr_helpers.tcl tcl: fix typo and spelling 2020-05-09 14:37:35 +01:00