skywater
/
ethernet
mirror of https://github.com/Forty-Bot/ethernet.git
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
ethernet/rtl
History
Sean Anderson db41a68f1a mdio_regs: Delay counter signals by one clock 
The counters in this module end up on the critical path a lot.  The
counters themselves take 3-4 ns to compute, but routing the increment
signal to the counter eats up a lot of slack. Register the increment signal
for a clock to let it cross the FPGA without affecting the counter timing.

Signed-off-by: Sean Anderson <seanga2@gmail.com>
 		2023-03-05 20:35:35 -05:00
..
axis_mii_tx.v axis_mii_tx: Add support for half duplex 2023-01-14 00:08:38 -05:00
axis_replay_buffer.v axis_replay_buffer: Fix slave handshaking 2023-03-05 14:30:27 -05:00
axis_wb_bridge.v axis_wb_bridge: Fix wishbone handshaking 2023-03-05 14:30:05 -05:00
common.vh Automatically dump signals 2022-10-30 14:20:48 -04:00
descramble.v descramble: Pass through scrambled_valid 2022-11-05 11:54:39 -04:00
hub.v Add hub 2023-02-20 23:34:10 -05:00
hub_core.v hub/phy_core: Export some status signals 2023-02-20 23:34:10 -05:00
io.vh Add pmd 2022-08-06 14:02:44 -04:00
iverilog_dump.v Automatically dump signals 2022-10-30 14:20:48 -04:00
led_blinker.v Add LED blinker 2023-02-18 22:48:36 -05:00
mdio.v Automatically dump signals 2022-10-30 14:20:48 -04:00
mdio_io.v Automatically dump signals 2022-10-30 14:20:48 -04:00
mdio_regs.v mdio_regs: Delay counter signals by one clock 2023-03-05 20:35:35 -05:00
mii_elastic_buffer.v mii_elastic_buffer: Don't use memory access hack on valid/err 2023-02-18 22:48:36 -05:00
mii_io_rx.v Automatically dump signals 2022-10-30 14:20:48 -04:00
mii_io_tx.v Automatically dump signals 2022-10-30 14:20:48 -04:00
nrzi_decode.v nrzi_decode: Add reset input 2022-11-30 18:14:23 -05:00
nrzi_encode.v Automatically dump signals 2022-10-30 14:20:48 -04:00
pcs.vh pcs: Split into rx/tx 2022-10-30 21:32:02 -04:00
pcs_rx.v pcs: Add false_carrier signal 2022-11-05 12:37:18 -04:00
pcs_tx.v pcs: Split into rx/tx 2022-10-30 21:32:02 -04:00
phy_core.v hub/phy_core: Export some status signals 2023-02-20 23:34:10 -05:00
phy_internal.v phy_internal: Disable coltest without wishbone 2023-03-04 12:29:46 -05:00
pmd_dp83223.v Add DP83223-based PMD 2022-11-30 18:14:23 -05:00
pmd_dp83223_rx.v pmd_dp83223_rx: Don't use SB_IO for signal_detect 2023-02-20 18:39:58 -05:00
reset_sync.v Add reset synchronizer 2023-03-05 16:59:17 -05:00
scramble.v scramble: Fix initial lfsr value 2023-01-09 20:51:59 -05:00
uart_rx.v uart_rx: Add state machine debug 2023-03-04 16:43:32 -05:00
uart_tx.v uart_tx: Fix AXIS handshaking 2023-03-05 14:30:07 -05:00
uart_wb_bridge.v Add UART-WIshbone bridge 2023-03-05 14:59:24 -05:00
wb_mux.v Add wishbone mux 2023-02-18 22:48:36 -05:00