Clifford Wolf 056ef76711 Merge pull request #1465 from YosysHQ/dave/ice40_timing_sim ... ice40: Support for post-place-and-route timing simulations		2019-11-14 12:07:25 +01:00
..
achronix	Revert "synth_* with -retime option now calls abc with -D 1 as well"	2019-04-18 07:59:16 -07:00
anlogic	make note that it is for latch mode	2019-09-18 17:48:16 +02:00
common	Do not map $eq and $ne in cmp2lut, only proper arithmetic cmp	2019-11-11 15:07:29 +01:00
coolrunner2	Fix spacing	2019-08-06 16:47:55 -07:00
easic	Revert "synth_* with -retime option now calls abc with -D 1 as well"	2019-04-18 07:59:16 -07:00
ecp5	ecp5: Pass -nomfs to abc9	2019-10-20 10:30:41 +01:00
efinix	FF should be initialized to 0	2019-10-04 13:27:10 +02:00
gowin	Fix formatting for msys2 mingw build using GetSize	2019-08-01 17:27:34 +02:00
greenpak4	Revert "synth_* with -retime option now calls abc with -D 1 as well"	2019-04-18 07:59:16 -07:00
ice40	Merge pull request #1465 from YosysHQ/dave/ice40_timing_sim	2019-11-14 12:07:25 +01:00
intel	techlibs/intel: Clean up Makefile	2019-08-05 11:22:11 -07:00
sf2	Revert "synth_* with -retime option now calls abc with -D 1 as well"	2019-04-18 07:59:16 -07:00
xilinx	synth_xilinx: Merge blackbox primitive libraries.	2019-11-06 15:11:27 +01:00
.gitignore	added .gitignore files	2013-01-05 11:19:11 +01:00