riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/passes/memory
History
Clifford Wolf cad40fc874 Fixed bug in memory_share for memory ports with different ABITS 2016-08-22 14:26:33 +02:00
..
Makefile.inc Added memory_memx pass, "memory -memx", and "prep -memx" 2016-08-19 19:48:26 +02:00
memory.cc Added memory_memx pass, "memory -memx", and "prep -memx" 2016-08-19 19:48:26 +02:00
memory_bram.cc Don't sign-extend memory bram initialization data 2016-05-15 00:05:30 +02:00
memory_collect.cc Optimize memory address port width in wreduce and memory_collect, not verilog front-end 2016-08-19 18:38:25 +02:00
memory_dff.cc Added "yosys -D" feature 2016-04-21 23:28:37 +02:00
memory_map.cc Added "yosys -D" feature 2016-04-21 23:28:37 +02:00
memory_memx.cc Added memory_memx pass, "memory -memx", and "prep -memx" 2016-08-19 19:48:26 +02:00
memory_share.cc Fixed bug in memory_share for memory ports with different ABITS 2016-08-22 14:26:33 +02:00
memory_unpack.cc Added "yosys -D" feature 2016-04-21 23:28:37 +02:00