riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Don't sign-extend memory bram initialization data

This commit is contained in:
Clifford Wolf 2016-05-15 00:05:30 +02:00
parent 864eeadcd9
commit ffcdc53a18
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
passes/memory/memory_bram.cc
View File

@ -826,7 +826,7 @@ grow_read_ports:;
State padding = State::Sx;
for (int j = 0; j < bram.dbits; j++)
if (init_offset+i < GetSize(initdata) && init_shift+j < GetSize(initdata[init_offset+i]))
padding = initparam[i*bram.dbits+j] = initdata[init_offset+i][init_shift+j];
initparam[i*bram.dbits+j] = initdata[init_offset+i][init_shift+j];
else
initparam[i*bram.dbits+j] = padding;
}