riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel_alm
History
Dan Ravensloft 5b779f7f4e intel_alm: direct LUTRAM cell instantiation 
By instantiating the LUTRAM cell directly, we avoid a trip through
altsyncram, which speeds up Quartus synthesis time. This also gives
a little more flexibility, as Yosys can build RAMs out of individual
32x1 LUTRAM cells.

While working on this, I discovered that the mem_init0 parameter of
<family>_mlab_cell gets ignored by Quartus.
 		2020-05-07 21:03:13 +02:00
..
common intel_alm: direct LUTRAM cell instantiation 2020-05-07 21:03:13 +02:00
Makefile.inc intel_alm: direct LUTRAM cell instantiation 2020-05-07 21:03:13 +02:00
synth_intel_alm.cc intel_alm: direct LUTRAM cell instantiation 2020-05-07 21:03:13 +02:00