This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
e49903f8b1
yosys
/
backends
/
edif
History
Clifford Wolf
cff3195caa
Improve EDIF lib_cell_ports scan
2023-06-20 10:42:05 +02:00
..
Makefile.inc
Added edif backend (still under construction)
2013-08-22 11:34:55 +02:00
edif.cc
Improve EDIF lib_cell_ports scan
2023-06-20 10:42:05 +02:00
runtest.py
Add generation of logic cells to EDIF back-end runtest.py
2017-03-19 14:57:40 +01:00