riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs
History
Clifford Wolf 62493c91b2 Add first draft of functional SB_MAC16 model 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 		2019-02-19 14:47:27 +01:00
..
achronix Merge pull request #777 from mmicko/achronix_cell_sim_fix 2019-01-04 15:18:18 +01:00
anlogic Fixed Anlogic simulation model 2019-01-25 19:25:25 +01:00
common Merge pull request #772 from whitequark/synth_lut 2019-01-02 15:44:57 +01:00
coolrunner2 Unify usage of noflatten among architectures 2019-01-04 11:37:25 +01:00
easic Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
ecp5 Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
gowin Unify usage of noflatten among architectures 2019-01-04 11:37:25 +01:00
greenpak4 Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
ice40 Add first draft of functional SB_MAC16 model 2019-02-19 14:47:27 +01:00
intel Unify usage of noflatten among architectures 2019-01-04 11:37:25 +01:00
sf2 Add SF2 IO buffer insertion 2019-01-17 14:38:37 +01:00
xilinx Fix typographical and grammatical errors and inconsistencies. 2019-01-02 13:12:17 +00:00
.gitignore added .gitignore files 2013-01-05 11:19:11 +01:00