riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fixed Anlogic simulation model

This commit is contained in:
Miodrag Milanovic 2019-01-25 19:25:25 +01:00
parent c4b61f2d69
commit 0de328da8f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/anlogic/cells_sim.v
View File

@ -17,7 +17,7 @@ module AL_MAP_LUT1 (
);
parameter [1:0] INIT = 2'h0;
parameter EQN = "(A)";
assign Y = INIT >> A;
assign o = INIT >> a;
endmodule
module AL_MAP_LUT2 (