riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch/gowin
History
Eddie Hung c082329af3 Call equiv_opt with -multiclock and -assert 2019-12-31 18:39:32 -08:00
..
.gitignore Add some tests 2019-10-21 16:25:15 +02:00
add_sub.ys Add some tests 2019-10-21 16:25:15 +02:00
adffs.ys update test 2019-12-03 16:56:15 +01:00
counter.ys Call equiv_opt with -multiclock and -assert 2019-12-31 18:39:32 -08:00
dffs.ys Add some tests 2019-10-21 16:25:15 +02:00
fsm.ys fix fsm test with proper clock enable polarity 2019-11-11 17:51:26 +01:00
init.v attempt to fix formatting 2019-11-25 14:50:34 +01:00
init.ys Use -match-init to not synth contradicting init values 2019-12-03 15:12:25 +01:00
logic.ys Add some tests 2019-10-21 16:25:15 +02:00
lutram.ys Rename memory tests to lutram, add more xilinx tests 2019-12-12 17:44:37 -08:00
mux.ys gowin: Remove show command from tests. 2019-11-22 14:49:35 +01:00
run-test.sh Add some tests 2019-10-21 16:25:15 +02:00
shifter.ys Add some tests 2019-10-21 16:25:15 +02:00
tribuf.ys add tristate buffer and test 2019-10-28 15:18:01 +01:00