| .. |
|
abc9_map.v
|
intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY
|
2020-07-04 19:45:10 +02:00 |
|
abc9_model.v
|
intel_alm: compose $__MISTRAL_FF_SYNCONLY from MISTRAL_FF
|
2020-07-04 19:45:10 +02:00 |
|
abc9_unmap.v
|
intel_alm: add $__ prefix to MISTRAL_FF_SYNCONLY
|
2020-07-04 19:45:10 +02:00 |
|
alm_map.v
|
Add force_downto and force_upto wire attributes.
|
2020-05-19 01:42:40 +02:00 |
|
alm_sim.v
|
intel_alm: preliminary Arria V support
|
2021-11-25 17:20:36 +01:00 |
|
arith_alm_map.v
|
intel_alm: Fix illegal carry chains
|
2021-05-15 22:37:06 +01:00 |
|
bram_m10k.txt
|
intel_alm: disable 256x40 M10K mode
|
2021-12-22 00:42:33 +01:00 |
|
bram_m20k.txt
|
synth_intel_alm: alternative synthesis for Intel FPGAs
|
2020-04-15 11:40:41 +02:00 |
|
bram_m20k_map.v
|
Fix files with CRLF line endings
|
2021-06-09 12:16:33 +02:00 |
|
dff_map.v
|
synth_intel_alm: Use dfflegalize.
|
2020-07-04 22:56:16 +02:00 |
|
dff_sim.v
|
intel_alm: preliminary Arria V support
|
2021-11-25 17:20:36 +01:00 |
|
dsp_map.v
|
intel_alm: Add multiply signedness to cells
|
2020-08-26 22:50:16 +02:00 |
|
dsp_sim.v
|
intel_alm: preliminary Arria V support
|
2021-11-25 17:20:36 +01:00 |
|
lutram_mlab.txt
|
intel_alm: direct LUTRAM cell instantiation
|
2020-05-07 21:03:13 +02:00 |
|
megafunction_bb.v
|
CycloneV: Add (passthrough) support for cyclonev_oscillator
|
2021-10-17 20:00:03 +02:00 |
|
mem_sim.v
|
intel_alm: preliminary Arria V support
|
2021-11-25 17:20:36 +01:00 |
|
misc_sim.v
|
intel_alm: Add global buffer insertion
|
2021-05-15 22:37:06 +01:00 |
|
quartus_rename.v
|
intel_alm: preliminary Arria V support
|
2021-11-25 17:20:36 +01:00 |
d015c2b48a