yosys/tests/arch/common/mul.v

10 lines
109 B
Verilog

module top
(
input [5:0] x,
input [5:0] y,
output [11:0] A,
);
assign A = x * y;
endmodule