riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch/quicklogic
History
Krystine Sherwin 991850e1c9 quicklogic: Initial blockram tests 
Use python script to generate tests for both SDP and TDP across multiple sizes of RAM.
Adds sync_ram_sdp_(wwr|wrr) to common blockram.v for double width write and double width read respectively.
 		2023-12-04 15:52:03 +01:00
..
pp3 quicklogic: Move pp3 tests one level down 2023-12-04 15:52:02 +01:00
qlf_k6n10f quicklogic: Initial blockram tests 2023-12-04 15:52:03 +01:00
.gitignore quicklogic: Add .gitignore file for test outputs. 2021-03-23 17:35:00 +01:00