riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

quicklogic: Add .gitignore file for test outputs.

This commit is contained in:
Marcelina Kościelnicka 2021-03-23 14:51:37 +01:00
parent 6b2100bf01
commit 4a35f244aa
1 changed files with 4 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
tests/arch/quicklogic/.gitignore vendored Normal file
View File

@ -0,0 +1,4 @@
*.log
/run-test.mk
+*_synth.v
+*_testbench