riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/techlibs/intel
History
Clifford Wolf 9ac560f5d3 Add "dffinit -highlow" and fix synth_intel 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
 		2018-01-09 18:42:19 +01:00
..
a10gx Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00
common Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00
cyclone10 Initial Cyclone 10 support 2017-11-08 22:45:21 -06:00
cycloneiv Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00
cycloneive Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00
cyclonev Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00
max10 Clean whitespace and permissions in techlibs/intel 2017-10-05 16:23:49 +02:00
Makefile.inc Initial Cyclone 10 support 2017-11-08 22:45:21 -06:00
synth_intel.cc Add "dffinit -highlow" and fix synth_intel 2018-01-09 18:42:19 +01:00