This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
5cb4ae4666
yosys
/
passes
History
Alberto Gonzalez
5cb4ae4666
Replace `std::map` with `dict` for `connbits_map`, `cell_to_inbit`, and `outbit_to_cell`.
2020-05-14 20:06:54 +00:00
..
cmds
Add WASI platform support.
2020-04-30 18:56:25 +00:00
equiv
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
fsm
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
hierarchy
hierarchy: Convert positional parameters to named.
2020-04-21 19:09:00 +02:00
memory
memory_bram: Fix ignorance of valid, matched rules
2020-04-10 21:48:04 +01:00
opt
Fix the other "opt_expr -fine" bug introduced in
213a89558
2020-05-02 21:50:43 +02:00
pmgen
xilinx: xilinx_dsp_cascade to check CREG for DSP48E1 only
2020-04-22 17:43:25 -07:00
proc
kernel: big fat patch to use more ID::*, otherwise ID(*)
2020-04-02 09:51:32 -07:00
sat
Add WASI platform support.
2020-04-30 18:56:25 +00:00
techmap
Replace `std::map` with `dict` for `connbits_map`, `cell_to_inbit`, and `outbit_to_cell`.
2020-05-14 20:06:54 +00:00
tests
Clean up `passes/tests/test_autotb.cc`.
2020-04-06 04:25:21 +00:00