mirror of https://github.com/YosysHQ/yosys.git
d41688f7d7
* area should be 1 for all LUTs * clean up macros * add log_assert to fail noisily when encountering oddly configured DFF * clean help msg * flatten set to true by default * update * merge mult tests * remove redundant test * move all dsp tests to single file and remove redundant tests * update ram tests * add more dff tests * fix c++20 compile errors * add option to dump verilog * default to use abc9 * remove -abc9 option since its the default now --------- Co-authored-by: tony <minchunlin@gmail.com> |
||
---|---|---|
.. | ||
anlogic | ||
common | ||
ecp5 | ||
efinix | ||
fabulous | ||
gatemate | ||
gowin | ||
ice40 | ||
intel_alm | ||
machxo2 | ||
microchip | ||
nexus | ||
quicklogic | ||
xilinx | ||
run-test.sh |