This website requires JavaScript.
Explore
Help
Sign In
riscv
/
yosys
mirror of
https://github.com/YosysHQ/yosys.git
Watch
1
Star
0
Fork
You've already forked yosys
0
Code
Issues
Projects
Releases
Wiki
Activity
35f5aa300f
yosys
/
passes
History
Clifford Wolf
35f5aa300f
Added "dfflibmap -prepare"
2014-12-24 12:19:20 +01:00
..
abc
Improved ABC clock domain partitioning
2014-12-23 14:08:38 +01:00
cmds
Indenting fix in show.cc
2014-12-23 13:49:54 +01:00
fsm
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
hierarchy
Checking existence of ports in "hierarchy -check"
2014-12-19 18:47:19 +01:00
memory
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
opt
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
proc
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
sat
Renamed extend() to extend_xx(), changed most users to extend_u0()
2014-12-24 09:51:17 +01:00
techmap
Added "dfflibmap -prepare"
2014-12-24 12:19:20 +01:00
tests
Fixed typo in test_cell
2014-10-18 16:52:06 +01:00