Andrew Zonenberg a84172b23b Initial support for extraction of counters with clock enable		2017-09-14 10:26:10 -07:00
..
altera_intel	Squelch trailing whitespace	2017-04-12 15:11:09 +02:00
common	Add dff2ff.v techmap file	2017-05-31 11:45:58 +02:00
coolrunner2	coolrunner2: Finish fixing special-use p-terms	2017-09-01 07:22:16 -07:00
gowin	Indenting fixes in gowin sim cell lib	2016-11-08 18:54:00 +01:00
greenpak4	Initial support for extraction of counters with clock enable	2017-09-14 10:26:10 -07:00
ice40	iCE40 flow is not experimental anymore	2016-11-01 11:32:02 +01:00
xilinx	Add techlibs/xilinx/lut2lut.v	2017-07-10 12:09:05 +02:00
.gitignore	added .gitignore files	2013-01-05 11:19:11 +01:00