riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

iCE40 flow is not experimental anymore

This commit is contained in:
Clifford Wolf 2016-11-01 11:32:02 +01:00
parent cae5131bac
commit 81bdf0ad0f
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/ice40/synth_ice40.cc
View File

@ -35,7 +35,7 @@ struct SynthIce40Pass : public ScriptPass
log("\n");
log(" synth_ice40 [options]\n");
log("\n");
log("This command runs synthesis for iCE40 FPGAs. This work is experimental.\n");
log("This command runs synthesis for iCE40 FPGAs.\n");
log("\n");
log(" -top <module>\n");
log(" use the specified module as top module (default='top')\n");