riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
12,452 Commits 81 Branches 48 Tags 63 MiB
Commit Graph

12452 Commits

Author SHA1 Message Date
Charlotte 63e4114233 proc_prune: avoid using invalidated iterator 
An `std::vector<T>::reverse_iterator` stores the
`std::vector<T>::iterator` which points to the (forwards-ordered)
*following* item.  Thus while `vec.rbegin()` dereferences to the final
item of `vec`, the iterator it wraps (`vec.rbegin().base()`) is equal to
`vec.end()`.

In the remove case here, we advance `it` (backwards), erasing the item
we just advanced past by grabbing its (pre-increment) base
forward-iterator and subtracting 1.

The iterator maths here is obviously all OK, but the forward-iterator
that `it` wraps post-increment actually points to the item we just
removed.  That iterator was invalidated by the `erase()` call.

That this works anyway is (AFAICT) some combination of luck and/or
promises that aren't part of the C++ spec, but MSVC's debug iterator
support picks this up.

`erase()` returns the new iterator that follows the item just erased,
which happens to be the exact one we want our reverse-iterator to wrap
for the next loop; we get a fresh iterator to the same base, now without
the preceding item.
 2023-06-21 19:53:08 +10:00
N. Engelhardt 941fa70ce1
Merge pull request #3809 from YosysHQ/nak/show_escape 2023-06-21 10:38:32 +02:00
N. Engelhardt f573aebdd3
Merge pull request #3810 from charlottia/docs-celllib-minor 2023-06-21 10:34:59 +02:00
Charlotte 0c0171bd60 docs: RD_DATA is an output, not input 2023-06-21 17:21:04 +10:00
github-actions[bot] 104edb4587 Bump version 2023-06-21 00:17:27 +00:00
Claire Xen 48cafd5ccf
Merge pull request #1489 from YosysHQ/clifford/ediflsbidx 
Add "write_edif -lsbidx"
 2023-06-20 17:58:44 +02:00
N. Engelhardt 9c7f0e7670 show: truncate very long module names 2023-06-20 12:53:56 +02:00
N. Engelhardt 22c9237716 show: escape angle brackets 2023-06-20 11:17:12 +02:00
Clifford Wolf cff3195caa Improve EDIF lib_cell_ports scan 2023-06-20 10:42:05 +02:00
Clifford Wolf fb9e12761b Add "write_edif -lsbidx" 2023-06-20 10:40:15 +02:00
github-actions[bot] 25954715f0 Bump version 2023-06-20 00:16:06 +00:00
Jannis Harder d3ee4eba5b
Merge pull request #3797 from charlottia/one-length-memories 2023-06-19 16:21:06 +02:00
N. Engelhardt 3fa83ca195
Merge pull request #3808 from YosysHQ/krys/docs 2023-06-19 12:12:56 +02:00
Krystine Sherwin d1b86d2fcf
docs: reflow memory map 
Move additional notes up to the top and give it its own section.  Also reformat some paragraphs, and turn some bullet points into paragraphs.
Split supported patterns section into some kind of grouping.
Currently:
- SDP
- single-port RAM
- reset patterns
- asymmetric
- TDP
 2023-06-19 12:05:51 +12:00
Charlotte Connor c9d31c3c87 smt2: abits needs to be at least 1 for BitVec 
BitVecs need a minimum length of 1; we zero-fill any extra bits in the
extend_u0() calls which works perfectly.
 2023-06-13 15:01:45 +10:00
github-actions[bot] 8b2a001021 Bump version 2023-06-13 00:17:19 +00:00
Jannis Harder 06f06c7be2
Merge pull request #3801 from jix/witness-aiw2yw-xbits 2023-06-12 16:12:39 +02:00
Miodrag Milanović a310bd2d23
Merge pull request #3802 from YosysHQ/micko/build_full 
Improve Verific usage in plugins
 2023-06-12 16:07:06 +02:00
Miodrag Milanović 8b74e8ad3a
Merge pull request #3796 from YosysHQ/micko/update_abc 
Update ABC to latest
 2023-06-12 16:06:56 +02:00
Miodrag Milanovic 34a6bef768 link verific where appropriate and link full archives 2023-06-12 10:01:35 +02:00
Miodrag Milanovic 75cf79588e Add ability for user plugin to add new verific log callback 2023-06-12 10:01:01 +02:00
Jannis Harder dcc4d6e90b yosys-witness: Don't treat aiw x-bits as don't change 
While treating initialization only bits as don't change during later
cycles is correct, actual x-bits should be kept as x-bits.
 2023-06-09 15:21:22 +02:00
N. Engelhardt 236e15f3b0
Merge pull request #3783 from YosysHQ/krys/docs 2023-06-09 15:13:42 +02:00
Miodrag Milanović bac4c55ed6
Merge pull request #3723 from povik/pygen-const 
Fix the python generator for a bunch of const cases
 2023-06-09 15:13:23 +02:00
Miodrag Milanovic e6f7cf3b29 Update tests 2023-06-09 14:41:45 +02:00
github-actions[bot] 5813809ad9 Bump version 2023-06-07 00:17:31 +00:00
Miodrag Milanovic 0d4a670267 Update ABC 2023-06-06 14:37:14 +02:00
Miodrag Milanovic b623888f6a Update ABC to latest 2023-06-06 11:57:20 +02:00
Miodrag Milanovic c5e4eec3ba Next dev cycle 2023-06-06 09:41:26 +02:00
Miodrag Milanovic f7a8284c7b Release version 0.30 2023-06-06 09:38:46 +02:00
github-actions[bot] 73badeccef Bump version 2023-06-06 00:17:35 +00:00
Miodrag Milanović 8cb3bab479
Merge pull request #3792 from pu-cc/gatemate-bram-updates 
gatemate: CC_FIFO_40K simulation model and SDP read behavior fix
 2023-06-05 20:09:03 +02:00
Patrick Urban 61387d78b7 gatemate: Prevent implicit declaration of `ram_{we,en}` 2023-06-05 19:08:44 +02:00
Miodrag Milanović 62fc118548
Merge pull request #3790 from zeldin/makefile-posix-test 
Fix use of non-POSIX test expressions in Makefile
 2023-06-05 16:21:11 +02:00
N. Engelhardt 7c606bd5a3
Merge pull request #3791 from nakengelhardt/nak/show_attr_wires 2023-06-05 16:18:54 +02:00
N. Engelhardt 6f5d984bdb
Merge pull request #3778 from jix/yw_clk2fflogic 2023-06-05 16:15:04 +02:00
github-actions[bot] 88c849d112 Bump version 2023-06-04 00:19:27 +00:00
Claire Xenia Wolf d7f25165a5 Add ninitff line to aiger .aim files 
Signed-off-by: Claire Xenia Wolf <claire@clairexen.net>
 2023-06-03 14:38:22 +02:00
N. Engelhardt 0707b911c7 show: add -viewer none option 2023-06-01 11:00:07 +02:00
N. Engelhardt 4b986c9c65 fix wire color after BUF 2023-05-31 17:38:46 +02:00
Patrick Urban 2004a9ff4a gatemate: Add CC_FIFO_40K simulation model 2023-05-30 09:06:23 +02:00
Patrick Urban c244a7161b gatemate: Fix SDP read behavior 2023-05-30 09:05:43 +02:00
github-actions[bot] 43b807fe6f Bump version 2023-05-30 00:17:12 +00:00
Marcus Comstedt 1cd1e57e3c Fix use of non-POSIX test expressions in Makefile 
POSIX test only allows "=" for string comparison.  Accepting "==" as
an alias is a bashism.  Even the bash manpage discourages its use.
 2023-05-29 16:53:50 +02:00
Lofty fb7af093a8 intel_alm: re-enable 8x40-bit M10K support 2023-05-29 06:42:03 +01:00
N. Engelhardt 26555a998d show -colorattr: extend colors to arrows when wires have attribute 2023-05-26 17:18:21 +02:00
github-actions[bot] 8596c5ce49 Bump version 2023-05-26 00:15:52 +00:00
Krystine Sherwin 3aee765793
Initial version of memory mapping doc 2023-05-26 09:36:01 +12:00
Lofty cac1bc6fbe intel_alm: enable M10K initialisation 2023-05-25 18:56:34 +01:00
Eddie Hung ec8d7b1c68 abc9_ops -prep_hier to unmap entire module 2023-05-25 18:42:08 +01:00