riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Add assign PCOUT = P to DSP48E1

This commit is contained in:
Eddie Hung 2019-08-13 12:19:26 -07:00
parent 0597a3ea23
commit ed4b2834ef
1 changed files with 2 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
techlibs/xilinx/cells_sim.v
View File

@ -784,4 +784,6 @@ module DSP48E1 (
end end
endgenerate endgenerate
assign PCOUT = P;
endmodule endmodule