riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Rename to XilinxDspPass

This commit is contained in:
Eddie Hung 2019-08-13 10:23:07 -07:00
parent 2a1b98d478
commit 0597a3ea23
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
passes/pmgen/xilinx_dsp.cc
View File

@ -127,8 +127,8 @@ void pack_xilinx_dsp(xilinx_dsp_pm &pm)
pm.blacklist(cell);
}
struct Ice40DspPass : public Pass {
Ice40DspPass() : Pass("xilinx_dsp", "Xilinx: pack DSP registers") { }
struct XilinxDspPass : public Pass {
XilinxDspPass() : Pass("xilinx_dsp", "Xilinx: pack DSP registers") { }
void help() YS_OVERRIDE
{
// |---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|---v---|
@ -156,6 +156,6 @@ struct Ice40DspPass : public Pass {
for (auto module : design->selected_modules())
xilinx_dsp_pm(module, module->selected_cells()).run_xilinx_dsp(pack_xilinx_dsp);
}
} Ice40DspPass;
} XilinxDspPass;
PRIVATE_NAMESPACE_END