riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

verilog: ignore ranges too without -specify

This commit is contained in:
Eddie Hung 2020-02-13 17:58:43 -08:00
parent 6b58c1820c
commit d20c1dac73
2 changed files with 9 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
frontends/verilog/verilog_parser.y
View File

@ -1138,7 +1138,8 @@ ignspec_expr:
}; };
ignspec_id: ignspec_id:
TOK_ID { delete $1; }; TOK_ID { delete $1; }
range_or_multirange { delete $3; };
/**********************************************************************/ /**********************************************************************/

7
tests/various/specify.v
View File

@ -55,3 +55,10 @@ specify
$setup(d, posedge clk &&& e, 1:2:3); $setup(d, posedge clk &&& e, 1:2:3);
endspecify endspecify
endmodule endmodule
module test6(input clk, d, e, output q);
specify
(d[0] *> q[0]) = (3,1);
(posedge clk[0] => (q[0] +: d[0])) = (3,1);
endspecify
endmodule