riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Docs: $eqx aka case equality

This commit is contained in:
Krystine Sherwin 2024-09-05 16:10:28 +12:00
parent 217c2a15dd
commit 5c4f7b4deb
No known key found for this signature in database
2 changed files with 5 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
docs/source/cell/word_binary.rst
View File

@ -14,8 +14,6 @@ Binary operators
shiftx, div, mod, pmux (less-so) can produce 'x' output even if all inputs
are defined
.. todo:: `$eqx` is the case equality operator
All binary RTL cells have two input ports ``A`` and ``B`` and one output port
``Y``. They also have the following parameters:

9
techlibs/common/simlib.v
View File

@ -833,10 +833,11 @@ endmodule
//- $eqx (A, B, Y)
//* group binary
//-
//- An exact equality comparison between inputs 'A' and 'B'.
//- This corresponds to the Verilog '===' operator.
//- Unlike equality comparison that can give 'x' as output,
//- an exact equality comparison will strictly give '0' or '1' as output.
//- An exact equality comparison between inputs 'A' and 'B'. Also known as the
//- case equality operator. This corresponds to the Verilog '===' operator.
//- Unlike equality comparison that can give 'x' as output, an exact equality
//- comparison will strictly give '0' or '1' as output, even if input includes
//- 'x' or 'z' values.
//-
module \$eqx (A, B, Y);