riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Docs: Add todos from JF

This commit is contained in:
Krystine Sherwin 2024-09-03 12:13:52 +12:00
parent 00050833ef
commit 217c2a15dd
No known key found for this signature in database
1 changed files with 11 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
docs/source/cell/word_binary.rst
View File

@ -4,7 +4,17 @@
Binary operators
~~~~~~~~~~~~~~~~
.. todo:: Add detail on ``$*x`` cells, `$eqx`, `$nex`, `$bweqx`, `$shiftx`
.. todo:: 'x' aware warning
some passes will treat cell as the non 'x' aware cell, i.e. synthesis; `$eqx`
`$nex` `$bweqx`
.. todo:: 'x' output
shiftx, div, mod, pmux (less-so) can produce 'x' output even if all inputs
are defined
.. todo:: `$eqx` is the case equality operator
All binary RTL cells have two input ports ``A`` and ``B`` and one output port
``Y``. They also have the following parameters: