riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Fix xilinx_dsp index cast

This commit is contained in:
Eddie Hung 2019-07-18 13:18:04 -07:00
parent 8326af5418
commit 0727b2c902
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
passes/pmgen/xilinx_dsp.pmg
View File

@ -11,7 +11,7 @@ match ffA
select ffA->type.in($dff, $dffe) select ffA->type.in($dff, $dffe)
select param(ffA, \CLK_POLARITY).as_bool() select param(ffA, \CLK_POLARITY).as_bool()
// select nusers(port(ffA, \Q)) == 2 // select nusers(port(ffA, \Q)) == 2
index <SigSpec> port(ffA, \Q).to_sigbit_pool() === port(dsp, \A).remove_const().to_sigbit_pool() index <pool<SigBit>> port(ffA, \Q).to_sigbit_pool() === port(dsp, \A).remove_const().to_sigbit_pool()
// DSP48E1 does not support clock inversion // DSP48E1 does not support clock inversion
optional optional
endmatch endmatch
@ -25,7 +25,7 @@ match ffB
select ffB->type.in($dff, $dffe) select ffB->type.in($dff, $dffe)
select param(ffB, \CLK_POLARITY).as_bool() select param(ffB, \CLK_POLARITY).as_bool()
// select nusers(port(ffB, \Q)) == 2 // select nusers(port(ffB, \Q)) == 2
index <SigSpec> port(ffB, \Q).to_sigbit_pool() === port(dsp, \B).remove_const().to_sigbit_pool() index <pool<SigBit>> port(ffB, \Q).to_sigbit_pool() === port(dsp, \B).remove_const().to_sigbit_pool()
optional optional
endmatch endmatch