2019-09-30 19:20:39 -05:00
|
|
|
read_verilog <<EOT
|
|
|
|
|
module sub(input i, output o, input j);
|
|
|
|
|
foobar _TECHMAP_REPLACE_(i, o, j);
|
|
|
|
|
wire _TECHMAP_REPLACE_.asdf = i ;
|
2019-10-02 14:43:18 -05:00
|
|
|
barfoo _TECHMAP_REPLACE_.blah (i, o, j);
|
2019-09-30 19:20:39 -05:00
|
|
|
endmodule
|
|
|
|
|
EOT
|
|
|
|
|
design -stash techmap
|
|
|
|
|
|
|
|
|
|
read_verilog <<EOT
|
|
|
|
|
module top(input i, output o);
|
|
|
|
|
sub s0(i, o);
|
|
|
|
|
endmodule
|
|
|
|
|
EOT
|
|
|
|
|
|
|
|
|
|
techmap -map %techmap
|
|
|
|
|
select -assert-any w:s0.asdf
|
2019-10-02 14:43:18 -05:00
|
|
|
select -assert-any c:s0.blah
|
2020-03-23 05:07:03 -05:00
|
|
|
|
|
|
|
|
read_verilog <<EOT
|
|
|
|
|
module sub(input i, output o, input j);
|
|
|
|
|
wire _TECHMAP_REPLACE_.asdf = i ;
|
|
|
|
|
barfoo _TECHMAP_REPLACE_.blah (i, o, j);
|
|
|
|
|
endmodule
|
|
|
|
|
EOT
|
|
|
|
|
design -stash techmap
|
|
|
|
|
|
|
|
|
|
read_verilog <<EOT
|
|
|
|
|
module top(input i, output o);
|
|
|
|
|
sub s0(i, o);
|
|
|
|
|
endmodule
|
|
|
|
|
EOT
|
|
|
|
|
|
|
|
|
|
techmap -map %techmap
|
|
|
|
|
select -assert-any w:s0.asdf
|
|
|
|
|
select -assert-any c:s0.blah
|
