2019-10-18 05:19:59 -05:00
|
|
|
read_verilog ../common/tribuf.v
|
2019-10-04 02:39:34 -05:00
|
|
|
hierarchy -top tristate
|
2019-09-10 00:08:03 -05:00
|
|
|
proc
|
|
|
|
|
tribuf
|
|
|
|
|
flatten
|
|
|
|
|
synth
|
|
|
|
|
equiv_opt -assert -map +/xilinx/cells_sim.v -map +/simcells.v synth_xilinx # equivalency check
|
|
|
|
|
design -load postopt # load the post-opt design (otherwise equiv_opt loads the pre-opt design)
|
2019-10-04 02:39:34 -05:00
|
|
|
cd tristate # Constrain all select calls below inside the top module
|
2019-12-21 06:18:44 -06:00
|
|
|
select -assert-count 2 t:IBUF
|
|
|
|
|
select -assert-count 1 t:INV
|
|
|
|
|
select -assert-count 1 t:OBUFT
|
|
|
|
|
select -assert-none t:IBUF t:INV t:OBUFT %% t:* %D
|
