riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/tests/arch
History
Dan Ravensloft 1a07b330f8 intel_alm: Add multiply signedness to cells 
Quartus assumes unsigned multiplication by default, breaking signed
multiplies, so add an input signedness parameter to the MISTRAL_MUL*
cells to propagate to Quartus' <family>_mac cells.
 		2020-08-26 22:50:16 +02:00
..
anlogic Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
common intel_alm: Add multiply signedness to cells 2020-08-26 22:50:16 +02:00
ecp5 Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
efinix Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
gowin Replace opt_rmdff with opt_dff. 2020-08-07 13:21:03 +02:00
ice40 synth_ice40: Use opt_dff. 2020-07-30 22:26:20 +02:00
intel_alm intel_alm: Add multiply signedness to cells 2020-08-26 22:50:16 +02:00
xilinx opt_expr: Remove -clkinv option, make it the default. 2020-07-31 00:08:15 +02:00
run-test.sh tests: extend tests/arch/run-tests.sh for defines 2020-03-05 08:08:32 -08:00