2019-10-18 05:33:35 -05:00
|
|
|
read_verilog ../common/memory.v
|
2019-09-03 03:53:37 -05:00
|
|
|
hierarchy -top top
|
|
|
|
|
proc
|
|
|
|
|
memory -nomap
|
|
|
|
|
equiv_opt -run :prove -map +/ecp5/cells_sim.v synth_ecp5
|
|
|
|
|
memory
|
|
|
|
|
opt -full
|
|
|
|
|
|
|
|
|
|
miter -equiv -flatten -make_assert -make_outputs gold gate miter
|
2019-09-03 04:11:12 -05:00
|
|
|
sat -verify -prove-asserts -seq 5 -set-init-zero -show-inputs -show-outputs miter
|
2019-09-03 03:53:37 -05:00
|
|
|
|
|
|
|
|
design -load postopt
|
|
|
|
|
cd top
|
|
|
|
|
select -assert-count 24 t:L6MUX21
|
|
|
|
|
select -assert-count 71 t:LUT4
|
|
|
|
|
select -assert-count 32 t:PFUMX
|
|
|
|
|
select -assert-count 8 t:TRELLIS_DPR16X4
|
|
|
|
|
select -assert-count 35 t:TRELLIS_FF
|
|
|
|
|
select -assert-none t:L6MUX21 t:LUT4 t:PFUMX t:TRELLIS_DPR16X4 t:TRELLIS_FF %% t:* %D
|
