riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity

Common memory test now shared

This commit is contained in:
Miodrag Milanovic 2019-10-18 12:33:35 +02:00
parent 477702b8c9
commit 12383f37b2
10 changed files with 5 additions and 89 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
tests/arch/anlogic/memory.ys
View File

@ -1,4 +1,4 @@
read_verilog memory.v
read_verilog ../common/memory.v
hierarchy -top top
proc
memory -nomap

0
tests/arch/anlogic/memory.v → tests/arch/common/memory.v
View File

21
tests/arch/ecp5/memory.v
View File

@ -1,21 +0,0 @@
module top
(
input [7:0] data_a,
input [6:1] addr_a,
input we_a, clk,
output reg [7:0] q_a
);
// Declare the RAM variable
reg [7:0] ram[63:0];
// Port A
always @ (posedge clk)
begin
if (we_a)
begin
ram[addr_a] <= data_a;
q_a <= data_a;
end
q_a <= ram[addr_a];
end
endmodule

2
tests/arch/ecp5/memory.ys
View File

@ -1,4 +1,4 @@
read_verilog memory.v
read_verilog ../common/memory.v
hierarchy -top top
proc
memory -nomap

21
tests/arch/efinix/memory.v
View File

@ -1,21 +0,0 @@
module top
(
input [7:0] data_a,
input [8:1] addr_a,
input we_a, clk,
output reg [7:0] q_a
);
// Declare the RAM variable
reg [7:0] ram[63:0];
// Port A
always @ (posedge clk)
begin
if (we_a)
begin
ram[addr_a] <= data_a;
q_a <= data_a;
end
q_a <= ram[addr_a];
end
endmodule

2
tests/arch/efinix/memory.ys
View File

@ -1,4 +1,4 @@
read_verilog memory.v
read_verilog ../common/memory.v
hierarchy -top top
proc
memory -nomap

21
tests/arch/ice40/memory.v
View File

@ -1,21 +0,0 @@
module top
(
input [7:0] data_a,
input [6:1] addr_a,
input we_a, clk,
output reg [7:0] q_a
);
// Declare the RAM variable
reg [7:0] ram[63:0];
// Port A
always @ (posedge clk)
begin
if (we_a)
begin
ram[addr_a] <= data_a;
q_a <= data_a;
end
q_a <= ram[addr_a];
end
endmodule

2
tests/arch/ice40/memory.ys
View File

@ -1,4 +1,4 @@
read_verilog memory.v
read_verilog ../common/memory.v
hierarchy -top top
proc
memory -nomap

21
tests/arch/xilinx/memory.v
View File

@ -1,21 +0,0 @@
module top
(
input [7:0] data_a,
input [6:1] addr_a,
input we_a, clk,
output reg [7:0] q_a
);
// Declare the RAM variable
reg [7:0] ram[63:0];
// Port A
always @ (posedge clk)
begin
if (we_a)
begin
ram[addr_a] <= data_a;
q_a <= data_a;
end
q_a <= ram[addr_a];
end
endmodule

2
tests/arch/xilinx/memory.ys
View File

@ -1,4 +1,4 @@
read_verilog memory.v
read_verilog ../common/memory.v
hierarchy -top top
proc
memory -nomap