2013-10-27 03:33:47 -05:00
|
|
|
|
|
|
|
OBJS += techlibs/xilinx/synth_xilinx.o
|
2019-12-18 06:42:26 -06:00
|
|
|
OBJS += techlibs/xilinx/xilinx_dffopt.o
|
2013-10-27 03:33:47 -05:00
|
|
|
|
2022-02-06 03:10:40 -06:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_sim.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/cells_xtra.v))
|
2015-04-06 10:07:10 -05:00
|
|
|
|
2022-02-06 03:10:40 -06:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lutrams_xcv.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lutrams_xcv_map.v))
|
2015-04-06 10:07:10 -05:00
|
|
|
|
2022-02-06 03:10:40 -06:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lutrams_xc5v.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lutrams_xcu.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lutrams_xc5v_map.v))
|
2015-04-06 10:07:10 -05:00
|
|
|
|
2022-02-06 03:10:40 -06:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xcv.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xcv_map.v))
|
|
|
|
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_defs.vh))
|
|
|
|
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc2v.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc2v_map.v))
|
|
|
|
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc3sda.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc3sda_map.v))
|
|
|
|
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc4v.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc4v_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc5v_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xc6v_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/brams_xcu_map.v))
|
|
|
|
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/urams.txt))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/urams_map.v))
|
2015-04-06 10:07:10 -05:00
|
|
|
|
2015-01-18 12:43:54 -06:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/arith_map.v))
|
2020-06-23 11:51:51 -05:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/ff_map.v))
|
2019-03-01 13:21:07 -06:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/lut_map.v))
|
2019-06-14 14:50:24 -05:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/mux_map.v))
|
2019-10-08 12:00:30 -05:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc3s_mult_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc3sda_dsp_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc6s_dsp_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc4v_dsp_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc5v_dsp_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xc7_dsp_map.v))
|
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/xcu_dsp_map.v))
|
2019-06-29 21:37:04 -05:00
|
|
|
|
2019-10-04 13:04:10 -05:00
|
|
|
$(eval $(call add_share_file,share/xilinx,techlibs/xilinx/abc9_model.v))
|