yosys/tests/various/shregmap.ys

67 lines
1.2 KiB
Plaintext
Raw Normal View History

2019-06-10 18:16:26 -05:00
read_verilog shregmap.v
2019-06-12 10:34:06 -05:00
design -save read
2019-06-10 18:16:26 -05:00
design -copy-to model $__SHREG_DFF_P_
2019-06-12 10:34:06 -05:00
hierarchy -top shregmap_static_test
2019-06-10 18:16:26 -05:00
prep
design -save gold
techmap
shregmap -init
opt
# stat
2019-06-10 18:16:26 -05:00
# show -width
select -assert-count 1 t:$_DFF_P_
select -assert-count 2 t:$__SHREG_DFF_P_
design -stash gate
design -import gold -as gold
design -import gate -as gate
design -copy-from model -as $__SHREG_DFF_P_ \$__SHREG_DFF_P_
prep
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports -seq 5 miter
#design -load gold
#stat
2019-06-10 18:16:26 -05:00
#design -load gate
#stat
2019-06-12 10:34:06 -05:00
##########
design -load read
design -copy-to model $__XILINX_SHREG_
hierarchy -top shregmap_variable_test
prep
design -save gold
simplemap t:$dff t:$dffe
shregmap -tech xilinx
#stat
2019-06-12 10:34:06 -05:00
# show -width
# write_verilog -noexpr -norename
2019-06-12 10:34:06 -05:00
select -assert-count 1 t:$_DFF_P_
select -assert-count 2 t:$__XILINX_SHREG_
design -stash gate
design -import gold -as gold
design -import gate -as gate
design -copy-from model -as $__XILINX_SHREG_ \$__XILINX_SHREG_
prep
miter -equiv -flatten -make_assert -make_outputs gold gate miter
sat -verify -prove-asserts -show-ports -seq 5 miter
# design -load gold
# stat
2019-06-12 10:34:06 -05:00
# design -load gate
# stat