riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/examples/anlogic/demo.ys

4 lines
65 B
Plaintext
Raw Permalink Normal View History

Added examples/anlogic/
2019-03-04 11:56:56 -06:00
read_verilog demo.v
synth_anlogic -top demo
examples/anlogic/ now also output the SVF file.
2019-03-05 22:21:11 -06:00
write_verilog full.v