riscv
/
yosys
mirror of https://github.com/YosysHQ/yosys.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
yosys/examples/anlogic/demo.ys

4 lines
65 B
Plaintext
Raw Permalink Blame History

read_verilog demo.v
synth_anlogic -top demo
write_verilog full.v
Reference in New Issue View Git Blame Copy Permalink