riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore/etc/symbolic
History
Jean-Paul Chaput 106bc89cb5 Fix offgrid core power rings in symbolic/cmos configuration. 
* Bug: In CRL/etc/symbolic/plugins.py, power lines around the core where
    badly spaced, allowing the filler to insert a fill wire that was
    causing both DRC error and short circuit.
 		2021-06-26 14:38:13 +02:00
..
cmos Fix offgrid core power rings in symbolic/cmos configuration. 2021-06-26 14:38:13 +02:00
cmos45 DRC correct on Arlet6505 / TSMC C180. 2020-11-23 23:07:15 +01:00
ispd05 ISPD05 loading speed issues. IO PAD support for LEF importation. 2019-04-22 12:16:16 +02:00
vsc200 Corrections in the Dijkstra global routing (ripup) mechanism. 2018-04-16 12:10:48 +02:00
__init__.py Migrating the initialisation system to be completely Python-like. 2019-10-28 18:09:14 +01:00