riscv
/
coriolis
mirror of https://gitlab.lip6.fr/vlsi-eda/coriolis.git
1
0
Fork 0
Code Issues Projects Releases Wiki Activity
coriolis/crlcore/etc
History
Jean-Paul Chaput 106bc89cb5 Fix offgrid core power rings in symbolic/cmos configuration. 
* Bug: In CRL/etc/symbolic/plugins.py, power lines around the core where
    badly spaced, allowing the filler to insert a fill wire that was
    causing both DRC error and short circuit.
 		2021-06-26 14:38:13 +02:00
..
45 First step in supporting ISPD18 detailed routing benchmarks. 2019-03-29 11:07:55 +01:00
common Tag contacts layers as symbolic in CRL/etc/common/technology.py 2020-12-02 20:04:27 +01:00
node45 Added multiple clock support in cumulus/plugins/alpha/block. 2020-08-11 14:49:07 +02:00
node180 Added multiple clock support in cumulus/plugins/alpha/block. 2020-08-11 14:49:07 +02:00
node600 Added multiple clock support in cumulus/plugins/alpha/block. 2020-08-11 14:49:07 +02:00
symbolic Fix offgrid core power rings in symbolic/cmos configuration. 2021-06-26 14:38:13 +02:00
CMakeLists.txt Bug fix, restore the FreePDK 45 (real) support. 2020-04-27 10:34:19 +02:00